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I. INTRODUCTION
Vertical nanowires may be used in a promising future transistor architecture, where the gate-all-around geometry provides good electrostatic control and the nanowire technology allows for growth of heterostructures with large lattice mismatch. [1] The vertical nanowire transistor architecture includes spacers that are required to separate the source-, channel-, and drain-regions of the transistor. The spacer material should have a low dielectric constant to reduce the parasitic gate capacitance; furthermore, the spacers need to be mechanically and thermally stable. To reduce the parasitic series resistance, the spacers' thickness must be below a few tens of nanometers. [2] Although individual transistors with excellent performance have been demonstrated using organic spacer layers, [3] this approach has difficulties in thickness scaling as well as thermal stability.
A good candidate for the spacer material is hydrogen silsesquioxane (HSQ), which is a flowable silicon oxide used for planarization as well as a negative resist for electron beam lithography. [4] [5] [6] HSQ has good gap-filling properties, it can withstand high temperatures, and it is durable and thereby can withstand further processing. It has previous been demonstrated that HSQ can be spin-coated on samples, and subsequently transformed to silicon dioxide through thermal heating. The final thickness of the spincoated HSQ can be controlled with wet-etching in diluted HF. [7] The curing temperature however needs to be above 500 ︎ C, a high temperature that can damage the materials within the transistor architecture (e.g., III-V materials and high-k oxides). Another wellknown approach is to transform the HSQ to silicon dioxide through electron beam exposure (EBL), a method which does not require high temperatures. However, the use of HSQ technology in combination with vertical nanowires has not been explored for III-V materials. By introducing the HSQ in the fabrication process of InAs nanowire transistors, we can remove the reactive ion etching step used for thinning organic layers, a step which can be detrimental to the device performance. The inorganic spacer further allows for important postgate metal anneals at higher temperatures as compared to organic layers, which are limited to about 150 C anneals. Instead of EBL, extreme ultraviolet lithography can be utilized to reach large wafer scale processes. [8] In this article, we study electron beam exposure of HSQ layers and demonstrate that the final thickness of the HSQ spacer can be set by the electron exposure dose in an electron beam lithography system, thus allowing for curing of the HSQ and accurate control of spacer layers. First, we investigate the thickness-dose relation for planar HSQ samples, followed by a study of how the exposure of the HSQ is affected by the presence of vertical nanowires. Finally, the process is used to fabricate vertical nanowire transistors with HSQ as the spacers. Measured transistor performance is comparable to devices with organic spacers.
II. EXPERIMENTAL
With the goal to realize a vertical nanowire transistor architecture, as illustrated in Fig. 1 , we evaluated three types of samples. A general dose test pattern to develop a planar spacer layer, samples for studies of the effect of the nano-wires on the HSQexposure, and complete transistor samples. For each type, highly resistive 1 x 1 cm 2 Si-wafers (111) with a 200-nm-thick InAs buffer layer was used. [9] Processing of the HSQ during prebaking, exposure, development, and curing was identical on all samples, and are referred to as standard steps as described in the following. After spin coating, the sample was baked for 2 min at 200 C to remove excessive solvent. The HSQ was subsequently exposed with an electron beam lithography (EBL) system, Raith 150 from Raith GmbH, with a beam voltage of 20kV. The exposed resist was developed in 25 wt. % tetramethylammonium hydroxide (TMAH) for 60 s and then rinsed in deionized water for 30 s. After development, the sample was cured for 60 min at 350 C in a mixed flow of 20% H 2 and 80% N 2 in a rapid thermal processing system. The samples were prebaked, exposed, developed, and cured according to the standard steps. The exposed patterns for the dose test were rectangles with nominal sides of 4 x 20 um written in arrays with different doses, as shown in Fig. 2(a) . No proximity correction was done due to the large spacing (20 um) between the exposed areas.
A. Planar dose test samples
To determine the maximum HSQ thickness that can be achieved by exposure of these samples, large rectangles (20 x 40 um 2 ) were overexposed with a large electron dose of 800 uC/cm 2 , which is three to four times higher than the dose needed to fully expose the HSQ. The height of the structures was determined by atomic force microscope (AFM) measurements, and the measured height from a representative sample can be seen in the Fig. 2(b) .
B. Nanowire-HSQ samples
The next step after the dose test samples was to study the interaction of the HSQ spin-coating and EBL exposure with the nanowires. To define the position and diameter of the nanowires, a standard PMMA-based lift-off process was used to form 15-nm-thick thermally evaporated gold dots. The structures consist of 100 um-long lines with nanowires in zig-zag formation and with different pitch for the different lines. [10] The nanowires were then grown with metalorganic-vapor-phase-epitaxy at 420 C, [11] resulting in nanowires with diameters of 45, 47, and 50 nm with lengths between 200 and 1000 nm. For all three diameters there are structures with a nanowire pitch of 100, 200, 300, 500, and 1000 nm, as shown in Figs. 2(c) and 2(d). The distance between the rows in the structure is 2.5 um. The sample was then spin coated with HSQ using 1500 rpm for 60 s, resulting in a 550-nm-thick layer. After the coating, the standard steps were used for pre-baking, exposure, development, and curing. The HSQ was exposed around the nanowire arrays, as marked in Fig. 2(c) . The exposure of the HSQ was performed with electron doses of 55, 60, and 65 uC/cm 2 , which were chosen from the dose-test samples.
The lowest dose is below the necessary dose to generate a continuous HSQ layer and the other two doses are above, thus probing the minimum achievable HSQ thickness. The same type of reference structures was used as for the dose-test samples, to estimate the largest achievable thickness of the HSQ on a planar surface away from the nanowires.
Finally, the sample was covered with 5 nm titanium after HSQ development to improve the contrast during the inspection with scanning electron microscope (SEM).
C. Device Fabrication
The made by spin coating the sample with HSQ using 1500 rpm, followed by the standard steps described in the first paragraph in Sec. II, using an exposure dose of 65 uC/cm 2 to achieve a thickness of 90-100 nm Fig. 3(b) . A layer of 60 nm tungsten gate was then sputtered on the sample and a gate-pad was defined using soft-UV lithography Fig. 3(c) .
The gate-length of the devices was defined by reactive ion etching. After the gatedefinition the high-k was removed from the top of the wires with buffered oxide etch using an organic resist. The top HSQ spacer is fabricated following the same fabrication steps as the bottom spacer. The difference is that the exposed area is smaller than the one used for the bottom-spacer and a higher exposure dose is used for the top-spacer to achieve a thicker spacer Fig. 3(d 
III. RESULTS AND DISCUSSION

A. Results from the dose test samples
The results from the dose test exposures are shown in Fig. 4 , showing the measured thickness of the HSQ layer as a function of the exposure dose and the pre development thickness. For the exposure doses above 180 uC/cm 2 , the thickness saturates and becomes equal to the thickness for the reference structures. The smallest achievable thickness on a planar surface is found to be essentially independent on the initial thickness, with demonstrated films down to 25 nm.
To reduce the influences from local variations in the HSQ it would be beneficial to lower the slope of the curves, i.e., to decrease the contrast of the HSQ. The contrast of the HSQ depends on the ratio between the -Si-H-bonds and -Si-O-Si-bonds. [13] A more strongly cross-linked HSQ contains more -Si-O-Si-bonds and a lower electron dose can be used to obtain a certain thickness. [13] Thermal heating and electron exposure contribute to cross-linkage of the HSQ, thereby the contrast can be decreased by a higher prebaking temperature. [14] [15] [16] After exposure, the slope can be decreased by lowering the concentration of TMAH or reducing the development time and thereby effectively reduce the amount of the dissolved HSQ. [13] Overall, the contrast of HSQ decreases with initial thickness due to a larger generation of the secondary electrons in the thicker resist. [16, 17] Similarly to what was observed from the dose tests, the thickness of the remaining HSQ increases when the electron dose is increased. The lowest electron dose (55 uC/cm 2 ) used for the structure in Fig. 5(d was used to expose the HSQ around the nanowires, although length and pitch were varied. The thickness is reproducible for nanowires with length below the pre-exposure thickness of the HSQ, 550 nm. The final thickness of the HSQ starts to increase when the length of the nanowires approaches the pre-exposure thickness of the HSQ. This can be explained with help of Fig. 6(b) , which illustrates two possible cases when the sample with nanowires is coated with HSQ. Either the wires will be partially covered as in case A, or the nanowires are fully submerged under the planarized resist as in case B. For case A, the HSQ thickness close to the nanowires before exposure is observed to be larger as compared with the HSQ thickness far away from the arrays, due to the imperfect planarization. The final thickness of the HSQ in case A is larger due to higher amount of secondary electrons from the thicker HSQ around the wires. To obtain a good reproducibility with this method it is thus important that the spin-coating and prebaking generates the same pre-exposure thickness and that the nanowires are fully covered by HSQ. When these two requirements are fulfilled the final thickness of the HSQ will be well controlled by the electron dose used with a smallest thickness down to 41 nm can be achieved as shown in Fig. 6(c) .
B. Results from nanowire cross-section samples
C. Devices
Results from DC-measurements from one device with a gate-length of 160 nm and 60 nanowires is shown in Fig. 7 . The measured performance is comparable to devices using organic spacers or a mix of organic and nonorganic spacer, as expected. [3, 10] The total circumference of the nanowires were used to normalize the data. The highest transconductance, g m , was 390 mS/mm with a threshold voltage of -0.02 V at V DS of 0.5 V. The lowest value for the subthreshold swing was 243 mV/dec at a V DS of 50 mV, and the lowest R ON was 1.3 kΩ/um.
IV. SUMMARY AND CONCLUSIONS
We have developed a process to fabricate thin HSQ-spacers around vertical nanowires and show that the final thickness of the HSQ spacer can be controlled by electron beam exposure dose. To achieve a uniformly thick HSQ around the nanowires, it is important that the nanowires are fully covered by the HSQ, and it is necessary that the HSQ thickness before the exposure is known to select right elec-tron dose and accurately control the final thickness. Vertical transistor structures are implemented and the performance of the devices is comparable to earlier results. 
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